In this article, we investigated the design and implementation aspects of multilevel discrete wavelet transform (DWT) by employing a finite impulse response filter on field programmable gate array platform. We presented two key multiplication-free architectures, namely, the distributed arithmetic algorithm (DAA) and residue number system (RNS).
that it does not require temporary registers to store the intermediate results and with the appropriate design strategy, it could have better area and power efficiency [10, 11] .
Rather than implementing finite impulse response (FIR) filter via multipliers and an adder tree, a multiplier-free architecture is suggested due to their resultant low-complexity systems and their high throughput processing capability [12] [13] [14] . There are essentially two approaches for facilitating parallel processing: the distributed arithmetic algorithm (DAA) and residue number system (RNS).
DAA efficiently performs the inner product function in a bit-serial manner via a look-up table (LUT) scheme that is followed by shift accumulation operations of the LUT output [12] . The LUT, a memory element, stores precomputed partial results [13] . Alternatively, RNS is a highly parallel nonweighted arithmetic system that is based on the residue of division operation of integers using the LUT scheme [14] . Eventually, the RNSbased results are converted back to the equivalent binary number format using a Chinese remainder theorem (CRT) [15] . The key advantage of RNS is gained by reducing an arithmetic operation to a set of concurrent but simple operations. Several applications such as digital filters benefit from the RNS design, as in [16] .
Contribution of this paper
In this paper, three major 1-D DWT approaches are implemented on field programmable gate array (FPGA)-based platforms and compared in terms of performance and energy requirements. The implementations are compared for different numbers of multipliers, memory consumptions, number of taps ( N ), and levels ( L ) of the transform to show their advantages. To the best of our knowledge, no detailed comparisons of hardware implementations of the three major 1-D DWT designs exist in the literature. This comparison will give significant insight on which implementation is the most suitable for given values of relevant algorithmic parameters. Although there are many efficient designs in the literature, we did not optimize the number of memories in any approach so that we have a fair comparison.
The paper unfolds as follows. In Section 2, the theoretical backgrounds of DAA and RNS are reviewed. In Section 3, the implementation of discrete wavelet transform is described. We further provide an analytical comparison between these approaches. In Section 4, the performance results are presented. Finally, the paper is concluded in Section 5.
Background

Discrete wavelet transform
The wavelet decomposition mainly depends on the orthonormal filter banks. Figure 1 shows a two-channel wavelet structure for decomposition, where x[n] is the input signal, g [n] is the high-pass filter, h[n] is the low-pass filter, and ↓ 2 is the down-sampling by a factor of two. In this way, each filter creates a series of coefficients that represent and compact the original signal information.
Mathematically, a signal, y[n], consists of high-and low-frequency components as shown in Eq. (1) . It shows that the obtained signal can be represented by using half of the coefficients because they are decimated by Eq. 2.
The decimated low-pass-filtered output is recursively passed through identical filter banks to add the dimension of varying resolution at every stage. Eq. (2) mathematically expresses the filtering process of a signal through a digital low-pass filter h [k] . This operation corresponds to a convolution with an impulse response of k -tap filters.
where n becomes 2 * n , representing the down-sampling process. The output y low [n] provides an approximation signal, while y high [n] provides the detailed signal.
Distributed arithmetic algorithm (DAA)
Eq. (2) shows that output y is the sum of the multiplication of the filter coefficients and the input. DAA eliminates the need for hardware multipliers by performing the arithmetic operations in a bit serial computation [13] .
Because the down-sampling process follows each filter (as shown in Figure 1 ), Eq. (2) can be rewritten without the decimation factor as:
Particularly, Eq. (3) 
Since x[k] l takes the value of either 0 or 1,
That is, rather than computing the summation at each iteration online, it is precomputed and stored in a ROM, indexed by
In other words, Eq. (5) efficiently realizes the sum of product computation by memory (LUT), adders, and shift register.
Residue number system (RNS)
The RNS [15] is a nonweighted number system that performs parallel carry-free addition and multiplication arithmetic. In digital signal processing (DSP) applications, which require intensive computations, the carry-free propagation allows for concurrent computation in each residue channel. The RNS moduli set, 
where M determines the range of unsigned numbers in [0, M − 1] and should be greater than the largest performed results. The implementation of RNS-based DWT is obtained from Eq. (3) as follows:
where for each m i ∈ P . This implies that a q−channel DWT is implemented by q FIR filters that work in parallel.
Designing a robust RNS-based DWT requires choosing the moduli set and hardware design of residue-tobinary conversion. Most widely studied moduli sets are given as a power of two due to the attractive arithmetic properties of these modulo sets. For example,
been investigated. In this work, the moduli set P n = {2 n − 1, 2 n , 2 n+1 − 1} is used for three reasons. First, the multiplicative adder (MA) is simple and identical for m 1 = 2 n − 1 and m 3 = 2 n+1 − 1. Second, for small n = 7 , the dynamic range of P 7 is large, M = 4145280 , which could efficiently express real numbers in the range [−2.5, 2.5] using 16-bit fixed-point representation, provided scaling and rounding are done properly. Third, the reverse converter unit is simple and regular [19] because it does not employ any ROM.
DWT implementation methodology
DWT implementation using DAA
DAA hides the explicit multiplications with a ROM look-up table. The memory stores all possible values of the inner product of a fixed w -bit with any possible combination of the DWT filter coefficients. The input data, x[n] , are signed fixed points of 22-bit width, with 16 binary-point bits ( Q 5,16 ). We assumed that the memory contents have the same precision as the input, which is reasonable to give high enough accuracy for the fixed-point implementation. As a consequence, 22 ROMs, each consisting of 16 words, are required. Each ROM stores any possible combination of the four DWT filter coefficients, where the final result is a 22 -bit signed fixed point ( Q 5,16 ). In order to decrease the number of the memories, the width should be reduced, which will have impact on the output precision. 
DWT implementation using RNS
The DWT implementation that employs RNS has mainly three components which are the forward converter, the modulo adders, and reverse converter. The forward converter, which is also known as the binary-to-residue converter (BRC), is used to convert a binary input number to residue numbers. In contrast, the reverse converter or the residue-to-binary converter (RBC) is used to obtain the result in a binary format from the residue numbers. We will refer to the RNS system, which does not include RBC, as a forward converter and modular adders (FCMA), as illustrated in Figure 3a . The forward converter is used to convert the result of multiplying an input number by a wavelet coefficient to q residue numbers via LUT, shift, and modulo adders, where q is the number of channels.
In RNS system number conversion, the received samples and wavelet coefficients span the real number and might take small values. One of the main drawbacks of RNS number representation is that it only operates We propose a few improvements to this design. First, instead of preserving a dedicated memory for each modulo m i , a ROM that contains all module results is used. Thus, each word at location j contains the q modules of h k * j * 2 11 . Figure 3b shows the internal BRC block design of the 3-channel moduli set P 7 = {127, 128, 255} with its memory map at the top-right corner. It shows that, for a location j , the least significant 8-bit contains |h k * x| m3 , the next 7 -bit contains |h k * x| m2 , and the most significant 7 -bit contains |h k * x| m1 , which can be generalized as shown in Eq. (8) . The advantage of this method is that no extra hardware is required to separate each module value.
As with the DAA-based approach, if the input word length is 16 bits, the ROM should contain 2 16 locations. One way to reduce the size of the memory is to divide it into four ROMs of 4 × 22 . Figure 3a shows the block diagram of the binary-to-residue converter with four ROMs; each is indexed by four bits of x . However, the output of each ROM should be combined so that the final result can be corrected. It is worth noting that this division comes with a cost in terms of adders and registers.
According to the previous improvements, the RNS-based works are as follows. The input X 16−bit = (x 1 , x 2 , x 3 , x 4 ) is divided into four segments. Each of the 4-bit segments is fed into one ROM so that three outputs corresponding to |h k * x l * 2 11 | mi are produced. To obtain the final multiplication's result, each m i output should be shifted by l positions, where l is the index of the lowest input bit (4, 8, or 12) . The modular multiplication and shift for 2 n − 1 and 2 n+1 − 1 can be achieved by a left circular shift (left rotate) for l positions, whereas the modular multiplication and shift for 2 n can be achieved by a left shift for l positions [17] . Finally, the modulo adder adds the corresponding output.
Modulo adders (MAs) are required for adding the results from a modular multiplier as well as for a reverse converter. In this work, we have two MAs: one is based on 2 n and the other is based on 2 n − 1 . Modulo 2 n adder is just the lowest n bits of adding two integer numbers, where the carry is ignored. Figure 4 shows the block diagram of the 2 n − 1 modulo adder. It shows that MA is slow and less efficient than the conventional binary adder because MA needs one adder and one subtractor to perform the modulo addition. Therefore, the output of each MA will be delayed by one clock cycle compared to the conventional adder. The Chinese remainder theorem (CRT) [15] provides the theoretical basis for converting a residue number into a natural integer. The moduli set P n = {2 n − 1, 2 n , 2 n+1 − 1} can be efficiently implemented by four modulo adders and two multiplexers [19] . The output of the RBC is unsigned (3 * n + 1) -bit integer number. The actual signed number can be found by shifting the result y + z positions to the left, which is equivalent to dividing by 2 (y+z) . Both y and z are the scaled values of the input and wavelet coefficients, respectively. Generally, the word length of 1-level DWT is bounded by Eq. (9) and should not exceed (3 * n − 2) bits.
Hardware complexity
DAA and RNS techniques employ the memory as a key resource to avoid multiplying two input variables. In each approach, as the number of filter taps increases, both the size and number of memories change. Assuming that the length of the received word is w -bit and there are N filter taps, the size of a memory element can be considered as a × b, where a and b are the word lengths in bits of the input and output, respectively. The value of a determines the size of the memory, 2 a .
The total number of memory elements that are occupied by the DAA-based filter is w * (N × 22) . The output is a 16-bit fixed point and the word length is 22 bits. The number of memory elements remains constant as the filter taps increase, whereas the size of the memory exponentially increases to 2 N .
On the other hand, the total number of memory elements occupied by an RNS-based filter is N * ⌈log 2 (w)⌉ * (4 × 22) . This equation shows that the number of memory elements increases linearly with the number of filter taps, while the memory size remains constant (4 × 22). Table 1 shows a comparison of the memory usage with w = 16 for different DWT families. On the other hand, for a word length w and N -tap filter, the q -channel FCMA implementation requires N BRC blocks and (q * (N − 1)) MA blocks to compute the final result. Each BRC block has (⌈log 2 w⌉) − 1 , (⌈log 2 n⌉ − 1), and (⌈log 2 w⌉) − 1 MA blocks for 2 n − 1, 2 n , and 2 n+1 − 1 modulo, respectively. The modulo 2 n requires log 2 n because shifting operations is not circular where shifting n-bit numbers to the left by n positions or more is always zero. Likewise, the RBC has 4 MA blocks (for 2 n+1 − 1 ), 2 multiplexers, and two subtractors.
Thus, the total number of MA blocks at 1-level RNS-based is:
For instance, 3-channel DB2 implementation requires 9 MA blocks to sum the result and P 7 RNS-based implementation has a total of 45 MA blocks when w = 16 . Meanwhile, the number of RNS-based adders depends on the design of the MA block. For example, each MA block of (2 n − 1) and (2 n+1 − 1) requires 2 adders, while each MA block of 2 n requires 1 adder. Thus, a t = 12N + N (⌈log 2 n⌉ − 1) + 5(N − 1) + 10 adders are required, which can be simplified as follows (summarized in Table 2 ): 
Simulation results, performance analysis and validation
Hardware analysis was carried out by using a Xilinx System Generator for DSP, which is a high-level software tool that enables the use of MATLAB/Simulink environment to create and verify hardware designs for Xilinx
FPGAs. The hardware-software cosimulation design was synthesized and implemented on ML605 Xilinx Virtex 6. The implementation of RNS and DAA is compared with the multiplier-accumulate based DWT structure (MAC). We also consider the direct DWT implementation using an IP FIR Compiler 6.3 (FIR6.3) block, which provides a common interface to generate highly area-efficient and high-performance FIR filters. For RNS implementation, the moduli sets of P 7 = {127, 128, 255} and P 10 = {1023, 1024, 2047} were used. Table 3 summarizes the resource use by RNS-based components, i.e., FCMA and reverse converter (RBC). The RBC consumes fewer resources and less power. However, the operating frequency is equal in all models and greater than that of the entire RNS-based filter. Table 4 summarizes the resource consumption of each filter implementation. It shows that the MACand IP FIR-based implementations have 4 multiplier units (DSP48E1s) with maximum frequencies of 296 and 472 MHz, respectively. In contrast, the proposed approaches are more complex than MAC. However, DAA-and Table 3 . The resource use and system performance of the RNS components, i.e., FCMA and reverse converter. FCMA involves the forward converters and modulo adders.
Resource utilization and system performance
Resources
RNS-based (P 7 ) RNS-based (P 10 ) coefficients. It also shows that the number of slice registers, slice LUTs, and occupied slices of P 10 RNS-based is greater than that of the P 7 because the former has 31 output signals, while the latter has 22 output signals.
As a result, the number of flip-flops is increased and the number of resources is approximately increased by one third, while the maximum frequency in both designs is greater than 235 MHz. Table 5 shows a comparison between the DAA-and RNS-based 1-level DWT implementations when using larger filter banks, i.e., DB4 and DB5. It shows that the DAA-based implementation occupies a fixed number of RAMB18E1. Figure 5 depicts the impact of using different wavelet families on memory. The number of memory elements of the DAA-based implementation is fixed and depends on the word length (Table 2) . However, as the number of filter taps increases, the memory size exponentially increases to 2 N . In contrast, the number of memory elements that are used in the RNS-based implementation linearly increases as the number of filter taps increases. Similarly, the number of memories that are used at multilevel DAA-based and RNS-based implementations with the l -level would be an aggregate of levels 1 through l . Table 6 shows the performance based on the signal-to-noise-ratio (SNR) and peak-signal-to-noise-ratio (PSNR). Both DAA-and RNS-based approaches offer high signal quality with a PSNR of 73.5 and 56.5 dB, respectively. Table 7 provides a quantitative, comprehensive, and comparative study of different implementation methods of DWT, including the convolutional MAC [20] , Parallel MAC loop-based filter (PMLBF) [21] , and algebraic integer (AI) [22] , as well as our implementation of 1-D 1-level DWT. From the data, we observed that the proposed 22-bit DAA-based architecture almost has the same complexity as the lowest-complexity implementation, as seen in [21] . However, our DAA-and RNS-based architectures consume less power. Even if the architectures in [21] and [22] have a throughput of one sample per clock cycle, the lower power required by DAA-and RNS-based implementations makes them superior in terms of throughput to power consumption.
Comparison
Discussion
Hardware availability and system performance requirements are critical for selecting the appropriate architecture of the embedded platform. Overall, the number of filter taps and word length have a substantial influence.
Because the only difference between P 7 and P 10 RNS-based implementations is the signal width, the maximum operating frequencies slightly changes. Furthermore, the 1-level DB2 filter bank was designed with maximum operating frequencies of 232 and 258 MHz for DAA-and RNS-based approaches, respectively. However, all high-frequency implementations introduce a latency of at least 10 clock cycles for 1-level DAA-based DWT.
Another critical parameter that affects the DWT performance is the filter order. The DAA-based implementation outperforms the RNS-based with at most 10 taps. When the number of taps increases, the number of memory units and binary adders within the RNS-based implementation constantly increases, while the memory size is not affected ( Table 2 ). The memory requirement for DAA-based implementation exponentially increases as the number of filter taps increases. ** Algebraic integer (AI).
Conclusion
The performance requirements and hardware resource availability has a great impact on choosing the proper algorithm for implementing a DWT on FPGA. In this paper, we addressed the effect of increasing the number of filter taps and word length, which have a substantial influence on the overall performance of the design and resource availability. Moreover, we presented pipelined DAA-and RNS-based implementations and compared them with the pipelined MAC-based approach. DAA-and RNS-based approaches are multiplierless architectures that intensively use memory to speed up the entire processing time. The trade-off between system performances and resource consumption was also presented. Experiment results show that the DAA-based approach is appropriate for a small number of filter taps, while the RNS-based approach would be more appropriate for a number of filter taps that are greater than 10, yet both DAA-and RNS-based approaches offer high signal quality with PSNR as 73.5 and 56.5 dB, respectively.
